|
|
|||||||||||||||||
Course Catalog 2010-2011
TKT-1426 Digital Design for FPGA, 6 cr |
Person responsible
Riku Uusikartano
Lessons
| Study type | P1 | P2 | P3 | P4 | Summer | Implementations | Lecture times and places |
|
|
|
|
|
|
|
|
|
Requirements
Exam and completed compulsory exercise projects.
Learning outcomes
After finishing the course, the student is able to design a digital implementation based on a textual specification of a relatively small system. The student can name, describe, and use different design entry styles (schematic, truth table, state diagram, HDL). The student can choose a suitable design entry style, or a combination of styles, for a given specification, and give rationale for his/her choice. The student is able to use the basic functions of EDA tools for design and simulation of digital circuits. The student can differentiate the structure and properties of an FPGA and an ASIC, and has a basic understanding of the EDA tools and steps needed in transforming a design into an FPGA implementation.
Content
| Content | Core content | Complementary knowledge | Specialist knowledge |
| 1. | Computer-aided digital circuit design using EDA tools | Design software: Mentor Graphics' HDL Designer | |
| 2. | Design fundamentals: synchronous, hierarchical, and modular design | Interfaces, design re-use | |
| 3. | Modeling digital systems using different design entry methods: schematic capture, truth tables, and state diagrams | ||
| 4. | Design verification: - Test benches - Simulation | Simulation software: Mentor Graphics' ModelSim | Delay simulation |
| 5. | Design implementation: - Logic synthesis - Place & route - FPGA implementation | EDA tools: Altera Quartus, Mentor Graphics' LeonardoSpectrum | Power, speed, and area optimization and analysis |
| 6. | FPGAs: structure and properties | ||
| 7. | Modeling digital systems using hardware description language (VHDL) |
Evaluation criteria for the course
The grade is based on the exam. Bonus points for a passed exam can be gained from the exercise projects. Used assessment scale is numeric (0-5)
Assessment scale:
Numerical evaluation scale (1-5) will be used on the course
Study material
| Type | Name | Author | ISBN | URL | Edition, availability, ... | Examination material | Language |
| Lecture slides | Riku Uusikartano et. al. | v.2.0 | English | ||||
| Other literature | DCS VHDL coding rules | Erno Salminen | v4, Jan 2008 | English | |||
| Other online content | The Designer's Guide to VHDL | Doulos Ltd. | 2003 - Online | English | |||
| Other online content | VHDL Language Reference | Altium Ltd. | TR0114 (v1.2) Sept. 20, 2005 - Online | English |
Additional information about prerequisites
The course is an introductory course for foreign students admitted in the International Master's Program in Information Technology.
Prerequisite relations (Requires logging in to POP)
Correspondence of content
There is no equivalence with any other courses
Additional information
The course is for international students only.
More precise information per implementation
| Implementation | Description | Methods of instruction | Implementation |
| Lectures Excercises |
Contact teaching: 50 % Distance learning: 0 % Self-directed learning: 50 % |