TIE-51256 Computer Architecture, 5 cr
Additional information
Suitable for postgraduate studies
Person responsible
Jarmo Takala
Lessons
Implementation 1: TIE-51256 2015-01
Study type | P1 | P2 | P3 | P4 | Summer |
|
|
|
|
|
|
Requirements
Option 1: Completed exercise projects and final written exam, or
Option 2: Completed 75% of weekly exercise and completed exercise projects (provides a grade of 1-2)
Completion parts must belong to the same implementation
Learning Outcomes
The student learns to - identify the structure and the basic components of a computer architecture; - compare different architectures in terms of performance; - classify and compare the mechanisms that allow to increase the performance of a computer architecture; - reproduce the behavior of different kinds of architectures and functional blocks; - suggest how to improve the performance in a given architecture - program GPU devices
Content
Content | Core content | Complementary knowledge | Specialist knowledge |
1. | measuring reporting reporting performance | pipeline for multi-cycle operations | |
2. | instruction-level parallelism (ILP) | basic compiler techniques for ILP static and dynamic scheduling multiple issue multi-threading | |
3. | data-level parallelism | vector, SIMD, and GPU architectures | |
4. | thread-level parallelism | synchronization memory consistency chip multiprocessor | |
5. | memory hierarchy | cache optimizations parallel memories | conflict-free parallel access |
6. | OpenCL, OpenCL device architectures | programming with OpenCL |
Instructions for students on how to achieve the learning outcomes
The grade is based on written exam and bonus collected from pen&paper exercises and practicals.
Assessment scale:
Numerical evaluation scale (1-5) will be used on the course
Partial passing:
Study material
Type | Name | Author | ISBN | URL | Additional information | Examination material |
Book | Computer Architecture: a Quantitative Approach | Hennessy and Patterson | 978-0123704900 | No | ||
Book | Computer Organization and Design: The Hardware/Software Interface | Hennessy and Patterson | 978-1558604285 | No | ||
Book | Heterogeneous Computing with OpenCL | Gaster, Howes, Kaeli, Mistry, and Schaa | 978-0-12-387766-6 | No | ||
Book | Structured Parallel Programming | M. McCool | 978-0-12-415993-8 | No |
Prerequisites
Course | Mandatory/Advisable | Description |
TIE-51200 Tietokoneen arkkitehtuuri | Advisable |
Additional information about prerequisites
TIE-51200 or equivalent knowledge
Correspondence of content
Course | Corresponds course | Description |
TIE-51256 Computer Architecture, 5 cr | TKT-3416 Computer Architecture, 7 cr | |
TIE-51256 Computer Architecture, 5 cr | TKT-3401 Computer Architecture 3, 5 cr |